SCOREWEIGHTGOALNAME 59.37 1 100 ddr3ctrl_top.T0::ddr3ctrl_coverage::inputs 78.32 1 100 ddr3ctrl_top.T0::ddr3ctrl_coverage::outputs