#define REGSIZE 64
#define TSTVEC( v, b ) v[ b / REGSIZE ] &  ( 1ULL << ( b % REGSIZE ) ) )
#define SETVEC( v, b ) v[ b / REGSIZE ] |= ( 1ULL << ( b % REGSIZE ) ) )