Select Code to Download

module top;
   buff b0 ();
...
   output out;
   assign out = ~in;
endmodule

#!/usr/bin/env perl
use Verilog::Netlist;
...
            show_hier ($cell->submod, $indent."  ", $hier, $cell->name
+) if $cell->submod;
        }
    }