Help for this page

Select Code to Download


  1. or download this
    int mytest3(SV* sv_vec, unsigned int bit) {
    
    ...
    
        return 1;
    }
    
  2. or download this
    #define REGSIZE 64
    #define TSTVEC( v, b ) v[ b / REGSIZE ] &  ( 1ULL << ( b % REGSIZE ) )
    + )
    #define SETVEC( v, b ) v[ b / REGSIZE ] |= ( 1ULL << ( b % REGSIZE ) )
    + )