If you haven't already looked into Verilog::Parser, give it a try; it can be used to parse Verilog files.sub parse_verilog
Update: here is an old post of mine with example code: Re^3: verilog perl usage (Verilog::Netlist)
In reply to Re: assigning objects into hash
by toolic
in thread assigning objects into hash
by Anonymous Monk
| For: | Use: | ||
| & | & | ||
| < | < | ||
| > | > | ||
| [ | [ | ||
| ] | ] |