Yes, I had seen the VHDL parser. It is the 'e' language (by Verisity, now Cadence) that is really my problem. Is there any way to know if the module has been abandon, besides looking at the bug reports? Thanks