Create a smaller code sample which any of us can run, give us some small input, and show us what output you expect.

I am making a logic simulator

For fun? Or have you a need for which the mature EDA industry hasn't provided a solution (free or otherwise). Just in case you were unaware, there are free simulators for the Verilog language, as well as the Verilog-Perl CPAN parser.