Select Code to Download

my $match = "(?<=module ).*?$ARGV[2].*?([\\(;])";

//Verilog HDL for "tt", "hh" "functional"
// if i write the word module module NEW(Y, A, B );
...
    input B;

endmodule