Select Code to Download

use warnings;
use strict;
...
endmodule

while (<DATA>) {
    chomp;
...

endmodule

 //Verilog HDL for "tt", "hh" "functional"
// if i write the word module here the script goofs up
...
    input B;

endmodule