in reply to Re: Verilog parse:vhier to get input/output ports (Verilog::Netlist)
in thread Verilog parse:vhier to get input/output ports

I did. The problem is I can't get the port sizes for inputs/outputs. Like if it's input [7:0] test, how do I get the [7:0]?

In Section Seekers of Perl Wisdom