in reply to Verilog::Netlist parser
$sig->data_type()
This is documented in Verilog::Netlist::Port.
The other thread in question is Re: Verilog parse:vhier to get input/output ports (Verilog::Netlist)
|
|---|
| Replies are listed 'Best First'. | |
|---|---|
|
Re^2: Verilog::Netlist parser
by perlUser345 (Acolyte) on May 24, 2016 at 17:16 UTC |