I am making a logic simulatorFor fun? Or have you a need for which the mature EDA industry hasn't provided a solution (free or otherwise). Just in case you were unaware, there are free simulators for the Verilog language, as well as the Verilog-Perl CPAN parser.
In reply to Re: I am designing a logic simulator but stuck.
by toolic
in thread I am designing a logic simulator but stuck.
by Steven_gerrard
| For: | Use: | ||
| & | & | ||
| < | < | ||
| > | > | ||
| [ | [ | ||
| ] | ] |