$sig->data_type()
This is documented in Verilog::Netlist::Port.
The other thread in question is Re: Verilog parse:vhier to get input/output ports (Verilog::Netlist)
In reply to Re: Verilog::Netlist parser
by toolic
in thread Verilog::Netlist parser
by perlUser345
| For: | Use: | ||
| & | & | ||
| < | < | ||
| > | > | ||
| [ | [ | ||
| ] | ] |